Computer Dictionary/Column Address Strobe

From En.18dao.net
Jump to: navigation, search

(CAS) A signal sent from a processor (or [[Computer Dictionary/memory

controller|memory controller]]) to a dynamic random access memory (DRAM) (qv) circuit to indicate that the column address lines are valid.


Related Columns: ASCII, Dream Dictionary, Idiom Dictionary

Discussion about "Computer Dictionary/Column Address Strobe":

None Discussion Now.

Add Discussion